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ABSTRACT
The purpose of this research is to apply the VHSIC Hardware Description
Language (VHDL) to the Data Flow design of a simple W-4 computer. Two of
the three description views of VHDL will be discussed in this research. One is
the behavior description of the W-4 computer in VHDL, and the other one is the
data flow description. Both models will be discussed in detail. The basic
concepts and significant features of VHDL will also be shown here with the
experimental results. The objective is to verify a data flow design of a computer
in terms of its functionality and timing behavior. The data flow model studied
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The main purpose of this thesis is to apply the VHSIC Hardware Description
Language (VHDL) to the Data Flow design of a simple computer, W-4, as well
as to show why it is called a top-down design language, and how it works.
B. WHAT IS VHDL ?
VHDL is a new language to be used in the design and description of digital
electronic chips, boards, and systems. VHDL opens the road for designs with the
same description language used from the top system down to the gate level, and
allows the designer to design the device independently by using the same
consistent tools and standard descriptions, which was released in 1987 as the
"IEEE Std 1076-1987" by IEEE.
C. WHY USE VHDL ?
The older Hardware Description Languages such as CDL, ISP, and AIPL
have been used for the last 10 years. Because their timing modeling capability is
not precise and can not handle complex hierarchical hardware structure, those
language are out of date.
The newer language, VHDL, has more universal timing models, has a high
degree of accuracy, implies no particular hardware structure, and is an
executable and portable documentation language. It is likely to be the most
important electronic design language in both the commercial and the military
electronic design areas for the future.
I
D. WHAT IS A DATAFLOW DESCRIPTION ?
When viewing a design at a higher level of abstraction above the gate level, it
is often convenient to discuss activity in a system in terms of directions of Data
Flow. Data Flow describes the network of signals among functional units such as
Arithmetic Logic Unit(ALU), Program Counter(PC), Temporary Address
Register(TAR), Accusnulator(ACC), Instruction Register(IR), control, and
memory. Each part of the Data Flow description can be explicitly described in a
VHDL text representation, just as in many RTL languages.
E. WHAT IS THE SCOPE OF THIS THESIS ?
W-4 is a tutorial and demonstration 4-bit machine with accumulators for
arithmetic operations. The memory space of the machine has 16 locations.
VHDL will be used in the description of this existing machine to check out the
original design. This paper machine written in VHDL will also be simulated to
find the limitation of its performance.
The objective is to study the VHDL design methodology in describing the W-
4 computer, explore and investigate mixed level simulation involving models of
different complexity levels, and show the advantage of the incremental
development of various function models in the design.
This thesis addresses the following issues:
" First, to know about the operations of the W-4 computer, especially to
know how the data transfer occurred in the system.
* Second, to become familiar with the VHDL langu-.ge.
" Third, to describe the W-4 computer in VHDL and investigate the
advantages and disadvantages in this modeling process.
* Fourth, to gain experience with the data flow modeling approach in VHDL.
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F. AN OVERVIEW OF THE THESIS
The thesis subjects are divided into five chapters.
The second chapter first introduces the basic concepts of the VHDL
language. These are classes of object and data types. Next, it introduces the
basic structures of the VHDL. It includes entities, architectures, packages, and
functions. Then, the processes, attributes, as well as control statements are
discussed. Finally, the three views of description in VHDL, behavior, dataflow,
and structure are introduced. All structures and terminology discussed here will
be used throughout the thesis.
Chapter I relates to the data flow implementation of the W-4 computer
constructed by Professor John R. Ward [Ref. 1]. These include PC, ACC,
B_register, IR, TAR, ALU, RAM, controller as well as test_bench which
integrates and simulates the W-4 computer of the design system.
Chapter IV discusses the experiences gained in the use of this system
modeling approach, such as the basic concepts, the concurrence and sequence, the
initial value setting, time modeling and accuracy, as well as inertial delay.
The last chapter is a conclusion, which discusses the advantages and
disadvantages, as well as the further extension of the system to a lower level
structure design.
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II. BASIC FEATURES OF VHDL
It is necessary to introduce some ideas about VHDL in order to understand
the thesis development. This chapter will present a brief overview of some
important features of VHDL, which will be used throughout the thesis. The first
section describes some basic concepts, classes of objects, and data types. The
second section states some basic structures including entities, architectures,
subprograms, and packages. The third section shows the process, attributes, and
control statements. The last section introduces the three primary modeling views
of the VHDL behavioral, data flow, and structural [Ref. 2]. The examples in this
section are used to explain and demonstrate the language features to show how
they are different from the usual languages, and how they are alike.
A. BASIC CONCEPTS OF VHDL
1. Classes of Object
There are three classes of object in the VHDL language: constants,
variables and signals. An objects is created when it is declared. They are
discussed as follows:
a. Constants
A constant is an object whose value can not be changed. Each
constant declaration gives the name of the constant, its type, and its value. The
following examples show the declarations of a constant. The bold characters are
reserved word.
constant PCE : rbit := '1';
constant DATA : r-word :="1111";
4
Where the "rbit" and "r_word" are types. The numbers in quotes
after the symbols ':=', are values assigned to constants PCE, and DATA as initial
values.
b. Variables
Variables are objects whose value can be changed, and can only be
declared in a "process" (The process will be discussed later) which they are
considered to be static meaning that the value of each variable can be held until
changed immediately by a variable assignment statement with no time delay.
Two examples of variable declarations and one variable assignment are:
variable ADDRB : r-word := "1111";
variable INVL : rbit;
ADDR,_B := "0011";
The first two lines declare the names, types, and initialization value.
The variable assignment statements use the symbol ":=" to assign the value. If no
value is specified in the declaration, the default value will be the initialization
value. For example, for the variable INVL, the initialization value is '0'. The
last line is a variable assignment statement. It assigns the value "0011" to the
variable ADDRB.
c. Signals
Signal values can be changed by a signal assignment statement with
symbol "<=", and followed by a reserved word "after" to suspend the execution
time. For example:
DATA <-- "1111" after 5 ns;
PC<= PC+I ;
The signal DATA will be "I111" after 5 ns, and the new PC will be the old PC
plus one immediately. Note, that the type of the right side must be the same type
5
as the left side, which means that the DATA must be a 4-bit vector type, or
"r._word" defined in a package.
Since, the signals are used to transfer values through the ports of
components or provide sensitivities among processes, components, or entities
concurrently, the signals perhaps provide the most basic behavior in the VHDL.
There are two kinds of signals, simple signal and resolved signal. Each
simple signal has a single source called driver, which is driving the signal to hold
the result of the signal assignment. Only one source can provide a value to the
signal which is similar to the situation in reality, where only one gate driver can
be active at a time in a digital circuit.
A signal with more than one signal driver, is called resolved signal.
In VHDL, there is a bus resolution function to deal with this situation. Such a
situation is shown in Figure 2:
type bit3 is ('0', '1', ');
type bitarray is array (integer range <>) of bit3;
function resolved_fun (bitin : bit_array) return bit3;
subtype rbit is resolvedjun bit3;
function resolvedfun (bitin : biLarray) return bit3 is
variable resolvedvalue:bit3 :='Z';
begin
for i in bitin'range loop
if bitin(i)/='Z' then resolvedvalue := bitin(i);
exit; end if; end loop;
return resolved.value;
end resolved-fun;
Figure 1. Bus resolution function
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A resolution function is a function which takes a one-dimensional,
unconstrained array of values of the resolved type, and returns a single value of
the same resolved type. In this thesis, most of the signals are resolved signals,
namely "r.bit", "r.word", or "r_type", whose types are defined in a package
which will be discussed later.
In Figure 1, to define the bus resolution function, first, we must
define the basic type which is "bit3". Next, use the defined "bit3" to declare the
unconstrained array type "bit_array". Then declare the "resolved-fun" function,
and build the function in the package body. Last, define the "r-bit" subtype,
which is for one bit resolved signal. The details of the package and types will be
talked about later.
2. Data Types
Type is a named set of values with a common characteristic, and
subtype is a subset of the values of a type [Ref. 31. As shown in Figure 2, there
are numbers of types.
TYPES
ENUMERATION NUMERIC PHYSICAL ARRAY RECORD
REAL INTEGER
Figure 2. VHDL types
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The most basic types in VHDL are "integer" type, "real" type, and
"enumeration" type. For example:
type bit3 is ('0','I','Z');
is a "enumeration" type, which can be only three different values, '0', '1', and
'Z'. The other types, "boolean", "bit" and "character" are also "enumeration"
type defined in the VHDL standard package. The other example:
type rvector is array (range 0 to 15 of integer);
defines the ascending integer array type, "rjype". The range can be also
descending, or not specified shown as unconstrainted symbol "o'". The third
example:
type r..bit is resolved.fun bit3;
is a special type for the resolved value. The "resolvedfun" is a resolution
function name, and "bit3" is a tristate type defined previously. The "r_bit" type
is for one bit resolved signal. The resolved value will be used often in the thesis.
Since this thesis only deals with "integer", "enumeration", and "array", the other
types will not be discussed here.
B. BASIC STRUCTURES OF VHDL
1. Design Entity
The basic unit in VHDL is called a design "entity". Any one entity may
be reused many times within an overall descriptions, and may have several
architectures describing different ways of realizing the "entity". To easily





port( PC : inout r.word;
INC : in rword;
PCL :in r-bit
PCE : in r.bit);
end pcc;
Figure 3. Example of a design entity
The unit starts with "entity pcc", and end with "end pcc". Pcc is an
identifier. Generic is a way for an instantiating architecture to pass environment
parameter to an instantiated component. In this case, DISDEL means "delay",
and TIME means a "type" defined in VHDL standard package. The port declares
a number of signals, PC, INC, PCL, and PCE, which will be signals in the
architecture body.
Each signal has an associated mode, which is "in", "out", or "inout".
The types of "r._word" and "rbit" are defined in a package, and that is why a
"use" clause is present at the beginning of the entity declaration. The "use"
clause specified that there is a "pack3" package in the working library which will
be visible and referred to user defined types and functions.
2. Architecture Body
Architecture body basically defines how the inputs and outputs signals
of the entity are obtained. It is a means of specifying the mechanics of the entity
directly either in behavior description or in structural decomposition in terms of
simpler components. Figure 4 shows the example of an architecture body. This
is an example of an architecture body for a program counter (PC) register that
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has input signals, enable control (PCE), increment control (INC), load control
(PCL), and output PC signal.
use work.pack3all;
architecture arcpc of pcc is

















Figure 4. Example of an architecture body
The VHDL program of this example is totally a behavior description of
the pcc entity. As mentioned before, it is similar to high level programming
languages. One internal signal PCI are declared as type "rword". Three
sensitivity signals PCE, PCL, INC are associated with the "process". It means
that any change happens to any one of these signals will trigger the process.
The delay clause "after" has been used to support the sequential
assignment statements to implement the correct behavior. The function call
"inc.word" sends a value to and get a value back from the package. Any number
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of concurrent statements may occur in an architecture body, but in Figure 4, the
concurrency is restricted by the process statement, which means that the
statements are executed in sequence in a process.
3. Packages
It may be tedious to repeat the user declarations whenever the designer
wants to use them. So, VHDL uses a "package" mechanism for frequently used
declarations to alleviate this problem.
Package is divided into two parts, "package declaration" and "package
body". Data "types", "constants", and "subprograms" can be declared in the
"package declaration" part, and the "package body" part contains the subprogram
bodies. If no subprogram is contained, "package body" is not required. Figure
5 shows some of the system "package declaration" and "package body" used in
this thesis.
package pack3 is
type bit3 is ('O',''Z');
type bit-array is array (integer range <>) of bit3;
function resolved-fun (bitin : bit-array) return bit3;
subtype rbit is resolved_fun bit3;
type tsv is array (integer range o) of r-bit;
subtype r-word is tsv(3 downto 0);
type rjtype is array(integer range 0 to 15) of r._word;
function incword(count : rword) return rword;
end pack3;
package body pack3 is
function resolvedJun (bitin : bit_array) return bit3 is
constant floatvalue : bit3 :='0U;
variable resolved.value : bit3 :=Z';
Figure S. Example of package declaration and package body
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begin
if bitinlength=O then return floatvalue;
else for i in bitin'range loop
if bitin(i)/='Z' then resolved_value bitin(i);
exit; end if; end loop;
return resolved_value; end if;
end resolvedfun;
function inc-word(count:r-word) return rword is
variable A : r..word;
begin
A.=count;
for i in count'low to count'high loop
if A(i) = '0' then A(i) :=T; exit;




Figure 5. Example of package declaration and package body
(continued)
From Figure 4 and Figure 5, we can see that the package declaration
contains the public or visible declarations, which can be used by other units with
an "use" clause in front of the entities or architectures. On the other hand, the
"package body" contains the private or invisible operations, which is only
aroused by itself "package declaration".
4. Subprogram
A subprogram is a sequence of declarations and statements that can be
invoked repeatedly from different locations in a VHDL program [Ref. 4].
There are two kinds of subprograms, function and procedure. The difference
between them are:
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* The forms of subprogram specification are different. The forms are shown
as follows:
procedure identifier interface-list
function identifier interfact-list return type-mark
" The invocation of a procedure is a statement. While the function is an
expression.
" Functions are used strictly for computing new values. While procedures
are permitted to change the values.
• All parameters of functions must be of mode in. While procedures may be
of mode in, out, or inout.
* All parameters of functions must be of class signal or constant. While
procedures, if no class is specified, parameters of mode in are
interpreted as being of constant, and parameters of mode out and inout
are interpreted as being of class variable.
Only functions will be used in this thesis, so the explanation of the usage
of procedure is skipped. Figure 4 and Figure 5 display the function call,
function declaration, and function body. One of the function is named
"inc-word". It is terminated by executing a "return" statement, which
determines the value returned by the function call. It acts just like in a general
programing language. The other function is called resolvedJun, is a very
special function (resolution function) for multiple drivers or bus in VHDL.
C. PROCESSES, ATTRIBUTES, AND CONTROL STATEMENTS
1. Process
In VHDL there are two things we have to be concerned with. One is
the "concurrency", and the other one is the "sequency". Within a process, all the
statements including signal assignments are executed in sequence. The processes
are executed in concurrency acting just like signal statements. In Figure 4, the
statements within the process are executed in sequence. While in Figure 6 shown
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in the following, the three processes, and one signal assignment, SYSCLK,
RUNY, FETCILP, and STOP signal assignment, are executed concurrently.
entity control is
generic(RDDEL, PER : TIME);
port( RUN : in r_bit;
FETCH : in boolean);
end control;
use work.pack3Al;
architecture arcc of control is
signal CLK : boolean;
signal STOP, STOPR : r._bit;
begin
SYSCLK: process(RUN, CLK, STOP)
begin
if (RUN='T) and (not RUNstable) then
CLK <= true;
elsif (RUN=') and (STOP=- '0') then














STOP<--STOPR when not STOPR'quiet else
STOP;
end arcc;
Figure 6. Example of a process
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Each process defines a specific action, or behavior. The action is
activated by any one of the changed sensitivity signals, and as shown in Figure 4,
PCL, PCE, and INC are three sensitivity signals. If there is no changed
sensitivity signal, the process is suspended. Therefore, a process is always in oie
of the two states, active or suspended.
Within a process, the VHDL provide three forms of "wait" to control




Figure 6 demonstrates four processes in the same architecture body.
They are SYSCLK, RUN_P, FETCH_P and one special process, STOP signal
assignment. They are running concurrently. But in the process, the statements
are running in sequence. Despite specifying the sensitivity signals within the
parenthesis, the sensitivity signals can also be expressed just like in the FETCH_P
process using the reserved word "wait on". The other suspension statement "wait
for" hold the execution some delay time, which is the parameter defined in the
generic declaration.
2. Attribute






entities, architectures, configurations, packages
components
statement labels
An attribute is a named characteristic of items belonging to these classes. Some
predefined attributes, which will be used in the thesis, are quite useful. These
are [Ref. 41;
a. S 'stable(T)
S'stable is of type BOOLEAN, signal-valued attribute. The T
parameter is optional. The default value is 0 ns. This attribute defines that it is
true if S has been stable for the length of T time units, otherwise it is false.
b. S'quiet(T)
S'quiet is of type BOOLEAN, signal-valued attribute. The T
parameter is optional. The default value is 0 ns. This attribute defines that it is
true if S has not had transaction (i.e. not active) for the length of time T,
otherwise, it is false.
c. A'range(N)
A'range is of type integer, array attribute. The parameter is
optional. The default value is 1. This attribute returns the range of the Nth
index of the array object or constrained array subtype.
d. A 'length(N)
A'length is of type integer, array attribute. The parameter is
optional, and the default value is 1. This attribute returns the number of values
in the Nth index of the array object or constrained array subtype.
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3. Control Statements
The control statements in VHDL are IF, CASE, LOOP, NEXT, EXIT,
RETURN, and WAIT. Most of them will be used in the thesis except the NEXT
statement. Example I and 2 display some usages of them.
Example 1:
architecture arcalu of alu is
signal ALUB : rword;
begin
process(CB, ALUEN, A.ALU, BALU)
variable addb : r word;
begin
case CB is
when "0011" => ---CALL ADD FUN
addb:=addv(AALU,B_ALU);
when "1010" => ---CALL SUB FUN
addb:=subv(A_ALU,BALU);
when others => -- DO NOTHING
end case;
if ALUEN=--- then ALUO<=addb;








for i in count'low to count'high loop
if A(i) = '0' then A(i) := '1'; exit;
else A(i) := '0'; end if; end loop;
return A;
end incword;
The WAIT statements , as shown in Figure 6, are used to suspend a process for a
period of time or until an event occurs.
17
D. THREE MODELING VIEWS OF VHDL
VHDL capabilities are generally divided into three ways of modeling,
behavioral, dataflow, and structural. The definitions are shown in Figure 7 [Ref.
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THREE "VIEW' OF VHDL
Behavioral Structural Datalow
Definition
A purely algorithmic A simple netlist description Describes network of
description of a component of the component. signals, where function of
The language is similar to Subcomponents may be each transformer is
existing genral-purpose specified at lover levels explicit in a text
languages. of the hierarchy or drawn representation. As in many
from alibrary. RTL languese, time may be
J_ dealt with explicitly.
Figure 7. Comparision of three modeling views of VHDL
In all these three levels, the entity declaration identifies the primary interface
signals of the system, and the architecture body relates to the contents of the
entity.
Figure 8 is a full_adder scheme diagram of the following examples. It
consists of 2 xor gate, 2 and gate, and 1 or gate. Which means it is composed of
2 half-adder and 1 or gate.
There are three input signals, X, Y, and Cin, as well as two output signals
Sum and Cout, which are of type of bit. The a, b, and c are internal variables,
which are not visible. This diagram can be described in different ways of
description with VHDL, which are behavior, dataflow, and structure.
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Figure 8. A Full adder
Since all these three methodologies are using the same entity declaration, so
the entity of full.adder will be shown first in Figure 9 before the discussion of
the three modeling view of VHDL.
entity fuladder is
port( X, Y, Cin : in bit;
Sum, Cout : out bit);
end full;
Figure 9. Entity of a Full-adder
ihe "fulladder" is the name of the entity. The input signals X, Y, and Cin, as
well as the output signals Sum and Cout are to be generated in the architecture
body in the following three ways.
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1. Behavior
In the view of behavior, the VHDL may provide a purely algorithmic
description of a component. The behavioral description is expressed in the same
way as many high level languages such as PASCAL, FORTRAN, HDLs, or other
programming languages. It allows some common commands such as If, Case,
Loop, Next, Exit, Wait, and After statements [Ref. 2]. The language constructs
can be seen in Figure 10.
architecture behavioral_view of fulLadder is
begin
process(X, Y, Cin)
variable a, b, c : bit;
begin
if (X=Y) then b:='0; else b:='T; end if;
if (X='0') or (Y='0') then a:='0'; else a:='; end if;
if (b=Cin) then Sum<='0'; else Sum<=l'; end if;
if (b='ff) or (Cin='0') then c:='0'; else c:='T; end if;
if (a=T1') or (c=') then Cout<='; else Cout<='0'; end if;
end process;
end behavioral-view;
Figure 10. Behavioral constructs
Figure 10 is a behavior model of a one bit full_adder declared before.
The main feature used in behavior is the "process" of the VHDL. That allows
declaration of local variables for calculation or to hold the value. The three
sensitivity signals X, Y, and Cin are used to invoke the process for calculation in
sequence. These signals are interfaced through the port of the entity declaration.
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2. Data Flow
In the view of data flow, VHDL is similar to many RTL languages.
The VHDL description may provide a description of an "entity" and
"architecture" called "component" to describe a network of signals. Time may
be explicitly dealt with. Register signals and bus signals can be described in the
data flow. The data flow constructs for a bit full.adder is shown in Figure 11.
architecture dataflow_view of fulladder is
signal b : bit;
begin
b<=X xor Y after 10 ns;
Sum<--b xor Cin after 10 ns;
Cout<=(X and Y) or (b and Cin) after 20 ns;
end dataflow.-view;
Figure 11. Data flow constructs
The main features of Figure 11 are the signal assignments. Three signal
assignments act just like three different "processes" calculating in concurrence.
The "after" clauses are involved for timing accuracy. The statements used here
are also more close to the structural views than the behavioral view.
3. Structure
In the view of structure, A VHDL description may include the
equivalent of a netlist description of components. The components in the netlist
may be given in another descriptions at a lower level in the hierarchy, or in the
existing library. Figure 12 displays the structure constructs.
You can see that half-adder and or-gate are the components which may
exist in a lower architecture or in a library. The signals of the actual ports
specification are in the same order as the local ports in the component. The
21




architecture structure-.view of full-adder is
component half-adder
portKl, 12 : in bit ; C, S : out bit);
end component;
component or-gate
port(ll, 12 : in bit; 0 : out bit);
end component;
signal a, b, c : bit;
begin
UI : half-adder port map(X, Y, a, b);
U2 : half-adder port map(b, Cin, c, Sum);
U3 : or-gate port map(a, c, Cout);
end structureview;
Figure 12. Structural constructs
VHDL is a complex language. It is not possible to discussed all the features
of this language here. Therefore, the emphasis in this chapter is concentrated on
those features in the data flow simulation program of a later chapter.
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III. DATA FLOW IMPLEMENTATION OF THE W-4
COMPUTER
This chapter describes an actual VHDL implementation of data flow
configuration of the W-4 computer. Before details are discussed, a special
package used in the VHDL implementation is described. It is also necessary to
introduce the W-4 computer, therefore a VHDL behavior model will be
presented first to illustrate the instructions.
This chapter consists of three sections. The first section is about the W-4
system "package declaration" and "package body", where the types and functions
used in the data flow implementation are defined. The second section introduces
the W-4 computer with the behavioral description in VHDL. The last section
describes the data flow implementation of the W-4 system. Data flow
components include Program Counter (PC), Accumulator (ACC), B Register
(B_REG), Instruction Register (IR), Temporary Address Register(TAR),
Arithmetic Logic Unit (ALU), Random Access Memory (RAM), controller and
test_bench.
A. W-4 SYSTEM PACKAGE
The W-4 system package contains the types and functions frequently used in
the data flow implementation. The package has two parts, the W-4 system
package declaration and the W-4 system package body.
1. System Package Declaration
Figure 13 shows the complete W-4 system package declaration called
"pack3". The general type "bit3" is first declared as a threeyalued enumeration
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type, '0', '1', and 'Z'. Second, the type "bit_array" is defined as an
unconstrained array of "bit3". These types are only used by the bus resolution
function, "resolvedfin" which is described in the package body. Following this,
a subtype "rbit" is defined. Whenever the "r-bit" is applied, it automatically
invokes the bus resolution function "resolvedJun", and returns a value in type
"bit3". The following type "tsv" is defined as an array type whose individual
elements are of subtype "rbit". The "tsv" is an unconstrained array. On the
other hand, the type "r_word" is a resolved four bits vector. The last "r_type" is
defined as an array type with 16 elements. Every element of the array is of type
"r-word". This is intended to be used for the implementation of the RAM
storage.
package pack3 is - PACKAGE DECLARATION
type bit3 is ('0', '1', "Z');
type bit.array is array (integer range on) of bit3;
function resolved-fun (bitin : bit-array) return bit3;
subtype r-bit is resolved_fun bit3;
type tsv is array (integer range <) of rbit;
subtype r-.word is tsv(3 downto 0);
type rtype is array(integer range 0 to 15) of rword;
function bitarray-to-int (bits : r-word) return natural;
function inttobitarray (int : natural) return r_word;
function incword(count : r-word) return r..word;
function invw(A : r-word) return r..word;
function addv(A : r-word; B : r.word) return r_word;
function subv(A : r_word; B:rword) return r_word;
function andv(A : rword; B : r._word) return r_word;
function orv(A : rword; B : rword) return r_word;
function xorv(A : r_word; B : r._word) return rword;
end pack3;
Figure 13. System package declaration
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In addition to the "rsolved.fun" function, there are nine functions
declared in the package, "bitarrayjo_int", "int_to_bitarray", "incword",
"invw", "addv", "subv", "andv", "orv", and "xorv". The parameter of a
function includes the name and type declared in the package. The type
" rword", a resolved four bit array is used most of the time. The returned type
is also shown in the package declaration. The interior of the functions are just
like any other general programming language. The package body is shown in
Figure 14.
package body pack3 is --- PACKAGE BODY
function resolved-fun (bitin : bit_array) return bit3 is
constant floatvalue : bit3 '0';
variable resolved_value : bit3 := 'Z';
begin
if bitin'length=0 then return floatvalue;
else for i in bitin'range loop
if bitin(i)/='Z' then resolved_value := bitin(i);
exit; end if;
end loop; return resolved-value; end if;
end resolved-fun;
function bitarrayjtoint (bits : r-word) return natural is
variable result : natural := 0;
begin
for i in bits'range loop
result := result*2;
if bits(i)=' then result := result+l; end if;
end loop; return result;
end;
function int_to_bitarray (int : natural) return rword is
variable digit : natural := 2**3;
variable local : natural;
variable result : r..word;
begin
local:--int;
Figure 14. System package body
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for i in result'range loop
if local>=digit then result(i) := T; local := local-digit;
else result(i) := '0'; end if;
digit := digitf2;
end loop; return result;
end int-to-bitarray;
function incword(count : r_word) return r_word is
variable A : r-word;
begin
A.=count;
for i in count'low to count'high loop
if A(i) = 'CV then A(i) := T; exit;
else A(i) := '0'; end if;
end loop; return A;
end inc-word;
function invw(A : rword) return r_word is
variable temp : rword;
begin
for i in A'range loop
if A(i)='0 then temp(i) := '1';
else temp(i) := '0'; end if;
end loop; return temp;
end inv..w;
function addv(A : r-word; B : r-word) return r_word is
variable c : integer,
variable cv : rword;
begin
c:=bitarraytoint(A)+bitarrayto_int(B);
while c >= 16 loop c := c rem 16;
end loop;
cv := inttobitarray(c); return cv;
end addv;
function subv(A : r-word; B : rword) return r._word is
variable cv, c, cO : r._word;
begin
cO := "0001"; c:=addv(A, invw(B)); cv:=addv(c, cO); return cv;
end subv;
function andv(A : rword; B : rword) return r-word is
variable temp : r_word;
begin
for i in A'range loop
Figure 14. System package body (continued)
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if A(i)=B(i) and A(i)='I' then temp(i) := 'I';
else temp(i) := '0'; end if;
end loop; return temp;
end andv;
function orv(A : r-word; B : r-word) return rword is
variable temp : r-word;
begin
for i in A'range loop
if A(i)='1' or B(i)= '1' then temp(i) := '1';
else temp(i) := '(Y; end if;
end loop; return temp;
end orv;
function xorv(A : r-word; B : r_word) return rword is
variable temp : r._word;
begin
for i in A'range loop
if A(i)/=B(i) then temp(i) := '1';
else temp(i) := '(Y; end if;
end loop; return temp;
end xorv;
end pack3;
Figure 14. System package body (continued)
The function "bitarray-to-int" converts bit array, r._word, to a natural
number. The function "intto-bitarray" performs the opposite conversion. The
function "inc.word" performs the increment of the value by one and returns a
r-word type value. The next function "inv_w" generates the l's complement of
the bits of the argument. The functions "addv" and "subv" execute the operations
of addition and subtraction. The last three functions "andv", "orv", and "xorv"
perform the logical "and", "or", and "xor" operations.
B. A BEHAVIORAL DESCRIPTION
A functional block diagram of the W-4 simple computer is shown in Figure
15 [Ref. 1].
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Figure 15. W-4 computer block diagram (adopted from [Ref. 1])
T'his 4-bit computer mainly consists of seven parts, temporary address
register (TAR), program counter (PC), random access read/write memories
(RAM), A register (AREG), B register (BREG), arithmetic and logic unit
(ALU), and instruction register (IR). It is a 4-bit computer data flow model
controlled by the controller and sequencer. There are 16 assembler instructions
for the W-4 computer which are shown in Figure 16 [Ref. 1].
As you can see that the W-4 is a register oriented computer that has the basic
move instructions, LDA, STA, and LDI. Arithmetic and logic instructions
include ADD, SUB, AND, OR, and XOR. Branch control instructions are JUMP
and JAN. The others, INCA, SHAL, CLA and CMA are accumulator
manipulation instructions.
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1kr mic Machie Opezation Razkscoat
IDA a& 0001 [Rea] -. ACC Load the Accumulatozwith
&111 [RaaaaXaa a is a 4-bit address)
ADD aea 0010 [ACC] [+]Ra --. ACC CO-0; SI=S0=; S 2 - 0;
SUBaIAa 0011 [ACCI-[Ro.. - ACC C0=1;Sl.1tS0 -S2 -0;
STA aaaa 0100 [ACCI - "> Rasaa Stoe [ACC] in Rasas
AND.aaa 0101 [ACC.[Raaaal --> ACC 52-S-1; SO-CO-0;
OR&a& 0110 [ACCI + [Re.j - "> ACC S2=SO=; S I -C ON 0;
XORsaaa 0111 [ACC M [maa] -- > ACC S2=1; S0S 1 -CO-0;
IDI dddd 1000 dddd - -- ACC Load Iwmnediate data
dddd dddd is. 4-it data woid)
JULdPaaaa 1001 a --- PC Jump torextinstidioniat
JAN saaa 1010 If [ACC] cO, asa -- > PC ump to aif
a&&& else execute next Instruction [AC is Negativa
INCA 1011 IACCj +1 -- > ACC Inczqment the Accumul1atox
SHAL 1100 [A2A1AJ0-> ACC Shift [ACCI Loft
CIA 1101 0000 --- ACC Cle the Accwnulatoz
CbvA 1110 [ACC? - -> ACC One's Complerent [ACC]
HALT 1111 Hlt the execution.
-Stop the clock I
Figure 16. Instructions and code operations (adopted from
[Ref. 1])
The original register transfer language (RTL) specifications shown in Figure
17 describes the micro operations of the W-4 computer [Ref. 1].
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Instruction OP Code Micro operations Remarks
FETCH 0000 [RpcI - IR
___ I 1 -- > PC
LDA 0001 [Rpc] ----- > TAR
[RTRI_--- .>ACC
[PC]_+ ..1 --->PC
ADD 0010 [Rpc] ..- > -_.TAR
[RTAR] - > B
[PC] + 1 --->P PC[AC C + [81 + CO ----- -ACC COMO
SUB 0011 [Rpc] .--- 
_TAR
[RTARI-..->B
[PC] + 1 -- >PC
[ACCI + [BY + CO ---- >ACC CO=I
STA 0100 [Rpc] - A 
_--TAR
[ACCI --- "RTA
[PC] + 1 --->PC
AND 0101 [Rpc] - --- TAR
[RTAJ I --- > B[PC] * 1 -->PC[ACC] * [81 --B ACC
OR 0110 [Rpcl -- ->RTAR
[RTARI -- B
[PC] + 1 -- > PC(ACCI OR [] -- > ACC:
XOR 0111 [Rp] ---- > TAR
[RTARI- .. > B
[PC] + 1 -- > PC:[JACCI * [B] --> ACC
LDI 1000 [RpcI] ---- > ACC
[PC] + 1 -- > PC
JUMP 1001 [Rpc] ---.- >_,TAR
'_[TAR). --> PC
Figure 17. Micro operations of W-4 computer (adopted from [Ref.
1])
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Instruction OP Code MIcro operations Remarks
JAN 1010 [Rpc] ----- > TAR
[PC) + I --->PC
[TAR] - - _ PC
INCA 1011 0000 .... -" B
[ACCI + [B] + CO ---- >ACC CO-I
SHAL 1100 [ACCI - >
[ACCI + lB] + CO ---- >ACC Co=o
CLA 1101 0000 ---- ---
CMIA 1110 1111 .... - B





Figure 17. Micro operations of W-4 computer (continued)(adopted
from [Ref. 1])
For the instruction JAN, the symbol "*" there means that a conditional
programmed jump will take place only if the MSB of [ACC] is '1', which means
that the contents of ACC is smaller than zero. Otherwise, [TAR] will tiot be
loaded into the PC.
A complete W-4 behavioral model in VHDL description is shown in
appendix A. As a brief example for explanation, only two of the sixteen
instructions, LDA and STA are shown in Figure 18. Since the purpose is to
simulate the behavior of a W-4 computer, there is no need for signal port
declaration in the entity statement of the first line in Figure 18.
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entity behav3 is end behav3;
use work.pack3.all;
architecture arcbehav3 of behav3 is
signal PC : rword "0000";
signal A-CC, INSTR r-word;




variable ir, b_reg, tar : rword;






















Figure 18. A behavioral description
The total model is contained in one process. Therefore, the VHDL
instructions are performed in sequence just like any other high level
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programming language as mentioned in previous chapter. There are four
signals, P_C, ACC, IN_STR, and RAM, whose values can indicate the execution
status of the W-4 computer. The initial values have been set in the PC, and
RAM signal declarations which is used to run a VHDL program.
The sixteen 4-bit pattern as the initialized value for the signal RAM is a
simple demonstration program. The sensitivity signal PC invokes the running
process whenever the PC value changes. The CASE statement acts like a
general programming language construct to direct the control to different part of
the process depending on the instruction decoding. Because it is a 4 bits
computer, the results of arithmetic and logic operations more than 4 bits are
truncated.
For comparison, the mnemonic instruction of this demo program is shown in
Figure 19.
Address Mnemonic Coded Remarks
Location Program Program
0 0000 LDA E 0001 Load the A.register with the number
1 0001 1110 in memor, reqister 1_4
"T bo)'lO STA F 0100 Store the'contents of the A-regster




14 1110 12 1100 Data In memory register 14
15 1 111 1 0001 1 Data In memory register 15
Figure 19. Demonstration program in machine code
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The first instruction is "LDA E" which loads the contents of memory
register "E" into the AREG. The instruction code of LDA, "0001" is stored at
the address location "0" and the operand address "E", "1110", is stored at the
address "I".
The second instruction is "STA F" which means to store the contents of the
A-REG to the memory location "F". The instruction code of STA, "0100" is
stored at the memory location "2", and the operand address "F", "I 11", is
stored in the address location "3". The third instruction "HALT" is stored in the
next memory location "4". This instruction will stop the operations of the W-4
computer in this demo run.
The contents at the memory locations "E" and "F" are "1100" and "0001".
These location are used to store the data. The rest of the instruction codes above
address location "4" can be ignored because of the "HALT" instruction.
Figure 20 shows the VHDL simulation result. The signals were changed in
the execution of the instructions LDA and STA. In both the LDA and the STA
instruction, the operands are converted from bit array to integers so that the
appropriate locations in VHDL can be accessed. This conversions are clearly
shown in the VHDL program in Figure 18.
TIME(ns) P_C IN_STR AJCC RAM(14) RAM(15)
0 "00000 0000 .0000 "11000 600010
+1 800100 00010 "1100"
+2 "0100 " 0100 " 1100"
2 m1111"
Figure 20. Result of a behavioral model simulation
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The first column of Figure 20 shows the time line progress from 0 ns to 2
ns, The "+1" and "+2" means one delta cycle and two delta cycle of the VHDL
simulator of the simulation time zero nano second. Delta cycles are used in the
simulator to update signals which are triggered without delays.
The second row of Figure 20 shows the contents of the signals, which are the
initial value before the execution. The third row shows the contents of each
signal at time "+1 delta cycle". At this point in time, we can see that the PC is
"0010", the IN_STR is "0001" which is the code of the LDA instruction, and the
LDA have loaded the A_CC with the contents from the memory location 14
which is "1100". The fourth row shows the effects of STA operations. After the
execution, the PC is "0100", the IN_STR is "0100" which is the code of the
"STA" instruction, and the RAM(15) has been stored with the value of A_CC
which is "1100". The last rows shows the effect caused by "INSTR <= "1 11""
after 2 ns delay. The statement is shown in Figure 18, which terminate this
behavior simulation.
C. A DATA FLOW DESCRIPTION
In general, data flow descriptions are much more complicated than
behavioral descriptions. In this section a VHDL data flow implementation of the
W-4 computer is introduced. Figure 21 shows the system block diagram of the
data flow model. This model contains one W-4 system package which have been
introduced in the first section, and 8 components, "PC", "ACC", "B REG", "IR",
"TAR", "ALU", "RAM", and "CONTROLLER" with five processes.
In Figure 21 the data flow description describes the W-4 model in terms of
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signals. The test-bench is the overall top entity that connects these components
together.
1. Program Counter (PC) Model
Figure 22 is a program counter (PC) model. In this process, all
statements are executed in sequence. The generic declaration specifies the delay
DISDEL which will be a value given in the testbench at a higher level of the
hierarchy. The signal PC and three sensitivity signals INC, PCL, and PCE, are
declared in the port. These interface signals activates three different functions,
which enables, loads, or increment the program counter. The local signal CI





port( PC : inout r_word;
INC :in r_bit;
PCL : in r..bit;
PCE : in rjbit);
end pcc;
use work.pack3.all;
architecture arcpc of pcc is




if (PCE = T) then PC <= PCI;
else PC <= " Z " after DISDEL; end if;
if (INC = '1') and (not INC'stable) then PCI <= inc_word(PCl) ; end if;
if (PC = T) then PCI <= PC; end if;
end process;
end arcpc;
Figure 22. PC model source code in VHDL
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2. Accumulator (ACC) Model
The accumulator (ACC) model is expressed in Figure 23. The ALEN
signal triggers the process to load the value from the data bus which is the value
of DATA, whenever its value is changed. The AEN enables the values of ACC
signal forward onto the data bus. Otherwise, it sends the "ZZZZ" high
impedance signal onto the bus. Since the signal A_ALU is connected to the ALU
component without any tri-state devices, the values of the signal AALU is




port( DATA : inout Trword;
A_ALU : out r-word;
ALEN, AEN : in r.bit);
end acc;
use work.pack3.all;
architecture arcacc of acc is




if ALEN = ' then ACCB <= DATA; end if;
if AEN = '1' then DATA <= ACCB;




Figure 23. ACC model source model in VHDL
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3. B Register (BREG) Model
Figure 24 is a BREGISTER model. It buffers the data from the port
signal DATAI. If the signal BLEN is activated then the process loads the value
from the data bus. In other words, DATAI will be loaded into the local buffer
signal BB in the process. Since the BALU is connected to ALU component









architecture arcb of breg is








Figure 24. BREG model source code in VHDL
4. Instruction Register (IR) Model
The IR model is simpler than the others. There are three signals
declared in the port. The sensitivity signal IRLEN triggers the process to
transfer the values of DATAI from the data bus to the output IRO. Figure 25




port( DATAI : in r-word;
IRLEN : inr_bit;
IRO : out r-word);
end ir,
use work.pack3.all;




if IRLEN = '1' then IRO <= DATAJ; end if;
end process;
end arcir;
Figure 25. IR model source code in VHDL
S. Temporary Address Register (TAR) Model
Figure 26 shows the TAR model. There are four signals declared in the
port. The sensitivity signal TLEN enables the process to load the input values
TARI from the data bus. On the other hand, the TEN signals transfers the
buffer values, TARB, to the address bus. For the signal TARO, unless the signal




port( TARI : in r-yord;
TARO : out r-word;
TLEN, TEN : in r-bit);
end tar,
use work.pack3.ail;
Figure 26. TAR model source code in VHDL
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architecture arctar of tar is




if TLEN ='I' then TARB <= TARI; end if;
if TEN = '1' then TARO <= TARB;
else TARO <= 7 Z" after DISDEL; end if;
end process;
end arctar;,
Figure 26. TAR model source code in VHDL (continued)
6. The Arithmetic Logic Unit (ALU) Model
The ALU model is shown in Figure 27. The signal CB are control bits
CO, S2, SI and SO, which is used for the "case" statement to invoke the proper
function defined in the W-4 system package. In this way, what the instruction
wants to do is implemented. The load variable "addb" can hold the returned
value from the package. When the signal ALUEN is activated then the value of





port( ALUO : out r-word;
A..ALU, B_ALU, CB : in r-word;
ALUEN : in r_bit);
end alu;
architecture arcalu of alu is
signal ALUB : r-word;
begin
process(ALUEN)
Figure 27. ALU model source code in VHDL
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variable addb : rword;
begin
case CB is
when "0011" => ---ADD,SHAL
addb:=addv(AALU, BALU);
when "1010" => -- SUB
addb:=subv(AALU, BALU);
when "0110" => ---AND
addb:=andv(AALU, BALU);
when "0101" => -- OR
addb:=orv(AALU, BALU);
when "0100" => -XORCMA2
addb:=xorv(A_ALU, BALU);
when "1011" => ---INCA
addb:-=incword(A_ALU);
when "0111" => ---CMAI
addb:=" 1111";
when others => ---LDALDIJUMPJAN
--CLA,HALT
end case;
if ALUEN = '1' then ALUO <= addb;
else ALUO <= "ZZZZ" after DISDEL; end if;
end process;
end arcalu;
Figure 27. ALU model source code in VHDL (continued)
7. Random Access Memory (RAM) Model
The RAM model is a 16-location memory array. In Figure 28, the
sensitivity signal REN together with signals RD or WRITE enables the RAM to
read or write.
It is necessary to initiate the RAM at the beginning of the execution.
The initial values are coming from RAMI signal. To avoid unnecessary error
caused by multiple reading of the incoming RAMI values each time, the process
uses a counter and a local variable, "ramb", to hold the first input values RAM_I.
At any other time without enable signals the ram will output the "ZZZZ" to
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represent the high impedance state of the memory, which no output values will
appear on the data bus.
use work.pack3.all;
entity ram is
generic( RDDEL, DISDEL : TIME);
port( RAMI : in rtype;
DATA : inout r_word;
MA : in r._word;
RD, WRITE, REN : in rbit;
RAM.O : out r..type);
end ram;
use work.pack3.all;











if REN = - then
if (RD = '1') then DATA <= ramb(bitarray-toint(MA)) after RDDEL;
else DATA <= "72ZZ" after DISDEL; end if;
if (WRITE = 1') then ramb(bitarrayto int(MA)) := DATA; end if;
else DATA <= "7377" after DISDEL; end if;
RAMO <= ramb after RDDEL;
end process;
end arcram;
Figure 28. RAM model source code in VHDL
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8. Controller
The Controller is the center unit of the system. For convenience of
explanation, only two of sixteen instructions, LDA and STA are shown in Figure
29. It provides enable signals for each component at the right time to stimulate
the system and transfer the signals. Figure 29 shows only a part of the Appendix
B, which is a complete controller program.
use work.pack3.all;
entity control is
generic(MADEL, WDEL, ODEL, RDDEL, ENDEL, DISDEL, PER:
TIME);
port ( DATA : inout r_word;
RUN : in r.bit;
A_ALU: in rword;
IRLEN, TLEN, TEN, INC, PCL, PCE : out r._bit;
ALEN, AEN, BLEN, ALUEN, REN, RD, WRITE: out r_bit;
CB : out r-word);
end control;
use work.pack3.all;
architecture arcc of control is
signal IRF : r_word;
signal CLK, EXECUTE, FETCH: boolean;
signal CSEN, CSENE, CSENF, STOP, STOPE, STOPR : r_bit;
signal IRLENF, IRLENB, ALENE, ALENB, AENE, AENB : r..bit;
signal RDB, RDE, RDF, WRITEF, WRITEE, WRITEB : rbit;
signal TLENE, TENE, TENB, TLENB, RENF, RENE, RENB : r_bit;
signal BLENE, BLENB, ALUENE, ALUENB : rbit;
signal INCE, INCF, INCB : rbit;
signal PCLE, PCLF, PCLB, PCEE, PCEF, PCEB : r-bit;
begin
SYSCLK: process(RUN, C(K, STOP)
begin
if (RUN='T) and (not RUN'stable) then
Figure 29. Controller source code in VHDL
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CLK <= true;
elsif (RUN='I') and (STOP= '0')then










STATE: process(RuN, CLK, CSEN, STOP)
begin
if (not RUN'stable) and (RUN=f1) then
FETCH<ftrue;
EXECUTE<--false;
elsif (not CLK'stable) and (CLK)
and (RUN='T) and (CSEN='') then
FETCH<=true;
EXECUTE<--false;
elsif (not CLK'stable) and (CLK)







wait on FETCH until FETCH;
PCEF<ffiT after MADEL; ---Memory address delay
RENF<=T1I after ODEL;
RDF <= 'I' after ODEL;
WRITEF <= '0' after ODEL;
IRLENF <=--I after RDDEL;
wait for RDDEL;
IRF <= DATA;




RDF <-7V0 after ODEL;







wait on EXECUTE until EXECUTE;
CSENE<=-'O';
caseIRF is

























Figure 29. Controller source code in VHDL (continued)
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when "0100" => --- STA
PCEE<='1' after MADEL;
RENE<--'1' after ODEL;




























ALENB<=-ALENE when not ALENE'quiet else --ACC
ALENB;
ALEN<=-ALENB;
AENB<=-AENE when not AENE'quiet else
AENB;
Figure 29. Controller source code in VHDL (continued)
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AEN<--AENB;
BLENB<=-BLENE when not BLENEquiet else-- RE
BLENB;
BLEN<=-BLENB;
ALUENB<=ALUENE when not ALUENEquiet else --- ALU
ALUENB;
ALUEN<=ALUENB;
IRLENB<=IRLENF when not lRLENFquiet else --JR
IRLENB;
IRLENc=JRLIENB;
TLENB<=TLENE when not TLENEquiet else --TAR
TLENB;
TLEN<--TLENB;
TENB<= TENE when not TENEquiet else
TENB;
TEN<=TENB;
INCB<=-INCF when not INCFquiet else --- PC
INCE when not INCEquiet else
INCB;
INC<=-INCB;
PCEB<--PCEE when not PCEE'quiet else
PCEF when not PCEFquiet else
PCEB;
PCE<=-PCEB;
PCLB<--PCLE when not PCLE'quiet else
PCLB;
PCL<=-PCLB;
RENB<=-RENF when not RENFquiet else --RAM
RENE when not RENEquiet else
RENB;
REN<=-RENB;
RDB<=RDF when not RDFquiet else
RDE when not RDEquiet else
RDB;
RD<=RDB;
WRITEB<=WRITEF when not WRITEFquiet else
WRJTEE when not AWIEquiet else
WRIMB;
WRITE<=WRITEB;
Figure 29. Controller source code in VHDL (continued)
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CSEN<=CSENF when not CSENFquiet else -CHANGE STATE
CSENE when not CSENE'quiet else ---ENABLE
CSEN;
STOP<=STOPR when not STOPR'quiet else -- STOP CLOCK
STOPE when not STOPE'quiet else
STOP;
end arcc;
Figure 29. Controller source code in VHDL (continued)
Compare the behavior model in Figure 18 to the data flow model in
Figure 29, it is obvious that this controller is much more complicated. The
model in Figure 18 has one deficiency which is that no timing behavior is
modeled at all. The W-4 behavior model in Figure 18 has no time modeling
accuracy. While in this controller, the data flow model involves the time
modeling. Examples are the delays generics declared in the test_bench. The
values of the delays will affect the signal's transfer timing in the system.
The controller consists of 5 processes, RUNP, SYSCLK, STATE,
FETCHP, and EXECUTEP. These 5 processes and the output signals are
executed in concurrence. Concurrency is a significant feature in VHDL language.
The signal network of the controller is shown in Figure 30.
The RUNP process is first invoked by setting the signal RUN to 'I',
and it generates signal STOP to control the process SYSCLK, and STATE.
The SYSCLK process is aroused by changing the sensitivity signals,
RUN, CLK, and STOP, and then creating the CLK signals to stimulate the
STATE and EXECUTE processes. Meanwhile, the SYSCLK process sends a
feedback signal to itself.
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' SYSCLK --" U _
'STOP
CILK DATA
STTE FETCH3 . -R
FETCH -RT
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: EXECUTE- I -ku, AEN
o' EXE3TI ,RD
. ALU
Figure 30. Controller signal network between processes
The STATE process is used to generate the FETCH and EXECUTE
state signals for controlling and arousing the activities of "fetch", or "execute"
processes. When the RUN signal is changed from V0 to T1, or the CLK signal is
changed from V0 to T1, and both RUN and CSEN signals are 'I, the STATE
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process provides a FETCH signal. Otherwise, the STATE process yields an
EXECUTE signal.
The first activity signal in the FETCH process yields the PCE signal,
which stimulates the program counter (l'C) to transfer the contents through the
ADDRB bus to the RAM component. Next, it provides REN, RD, and IRLEN
signals to arouse the RAM component to read the specified contents output to the
DATA_B bus. Then, the IR component loads in the data from the DATAB bus.
At the last step, it calls incword function to increase the PC value by one,
changes the CSEN signal to terminate the FETCH process, and invokes the
EXECUTE process.
The last EXECUTE process is aroused by the CSEN signal. It decodes
the internal signal IRF, which are the 16 instructions shown in Figure 16. In
Figure 29, the decoding is shown with only 2 of sixteen instructions as compared
to Figure 18. The decoding function uses the delay generics, the "wait", the
"after", the CLK, and the sequential assignments in process to produce the
proper signals, and it also ceases the enable signal at the right time. To arouse
the other 7 components which are ACC, ALU, B._REG, IR, TAR, PC, and RAM,
there are 15 signals created in this process. Figure 31 exhibits the input output
relationship of the signal network.
In order to transfer the correct signals at the right time, all the output
signals through the port must use the local buffers to hold the values. For
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Figure 31. Signals input / output relationship among the processes
9. Test Bench
The test bench is a top entity in the data flow model which includes
other entities and architecture bodies. Since a test bench entity is not interfaced
with any other units, there is no need to declare signals in the porL
The configuration specification is included in the architecture body,
then, all the components are instantiated to implement the interconnect of the W-
4 computer system. Figure 32 shows these statements. The comment symbol "--
"is used to indicate different portion of the architecture.
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entity tb is end tb;
use workpack3.all;
architecture arctb of tb is
component controlier --- CONTROLLER
generic(MADEL, WDEL, ODEL, RDDEL, ENDEL, DISDEL, PER:
TIME);
port( DATA : mout r-.word;
RUN :in rjit;
&_ALU : in r_word;
MREN, REN, TLEN, TEN, INC, PCL, PCE :out rbit;
ALEN, AEN, BLEN, ALUEN, RD, WRITE: out r-bit;




port( RAM-I : in rjtype;
DATA : inout r _word;
MA :mi rword;
RD, WRITEREN : in r-bit;
RAM_0 : out r _typ);
end component;
component ir ---JIR
port( DATA_I in r-word;
MREN : in r...bit;
IRO : out r _word);
end component;
component tar --- TAR
generic(DISDEL : IME);
port( TARI : in r...word;
TARO : out r_word;
TLEN, TEN : in r-.bit);
end component;
component c --- PCC
generic(DISDEL : TIME);
port( PC : inout r-word;
INC, PCL, PCE : in r...bit);
end component;
component acc --ACC
Figure 32. System test bench source code in VHDL
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generic(DISDIEL : TIM);
port( DATA : mnout r-word;
A-.ALU : out rwyord;
ALEN, AEN : in r-.bit);
end component;
component breg -B_REG




component alu -- ALU
generic(DISDEL : TIME;
port( ALUO : out r..word;
A.ALU, B-ALU, CB :in r-word;
ALUEN : in n~it);
end component;
for all:control use entity work~controlier(arcc); --- CONFIGURATION
for all:ramn use entity workramn(arcramn); --- SPECIFICATION
for allur use entity work.ir(arcir);
for altar use entity work~tar(arctar);
for all.pcc use entity work.pcc(a-.cpc);
for all:acc use entity work.acc(arcacc);
for afl:breg use entity work.breg(arcb);
for all:alu use entity work~alu(arcalu);
signal REN, IRLEN, RUN, RD, WRITE, TLEN, TEN : r...it;
signal INC, PCL, PCE, ALEN, AEN, BLEN, ALUEN: r _bit;
signal ACCO0, IRO, A-ALU, B..ALU, CB : r-word;
signal ADDR.B, DATA-.B : r...word:="ZZZ"; -Initial value setting
signal RAMI : r....ype :=("0001","l 1 10","0100","l 111% ,1 111"-,
"I117,1111"11"11107,0l11 ",-l 1110",
"0001");
signal RAM..O : r-type;
begin -- COMPONENT INSTANTIATION
Clx:ontroiler
generic map(4Ons, lO0ns, S0ns, iS0ns, 5ns, 40ns, 5OOns)
port miap (DATA-B, RUN, A.ALU, IRLEN, REN, TLEN, TEN, INC,
PCL, PCE ALEN, AEN, BLEN, ALUEN, RD, WRITE, CB);
R1:rarn
Figure 32. System test bench source code in VHDL (continued)
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generic map(lOOns, 30Ons)
port map (RAMI, DATAB, ADDRB, RD, WRrTE, REN, RAMO);
Il:ir
port map (DATAB, IRLEN, IRO);
Tl:tar
generic map(5ns)
port map (DATAB, ADDR_.B, TLEN, TEN);
Pl.-pcc
generic map(5ns)
port map (ADDRB, NC, PCL, PCE);
Al:wc
generic map(5ns)
port map (DATAB, AALU, ALEN, AEN);
Bl:breg
port map (DATA-B, B._ALU, BLEN);
ALUI:alu
generic map(5ns)
port map (DATAB, AALU, B.ALU, CB, ALUEN);
RUN <='I';
end arcth;
Figure 32. System test bench source code in VHDL (continued)
In order to hook up the components into a circuit, the component
declarations make the components inside the design unit visible. The component
ports are called local ports. The actual ports of a component is associated with a
component instantiation statement, which states that there is a specific instance of
the component.
For example, for breg the signals DATA_B, BALU, and BLEN of
the actual por are connected to DATAI, BALU, and BLEN of the local ports.
Thus, there are three lists used to hook up a component, the local ports in the
component declaration, the actual ports in the instantiation, and the formal ports
in the component entity.
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The binding between a component instance and the design entity of a
library is accomplished by a configuration specification, which uses the reserved
key word "for all" and "use entity". Such configuration specification can be
applied to all instantiations of the given component as shown in Figure 32.
Associating generic constants are similar to the association of ports in
VHDL. An example is the generic in the component declaration which relates to
the generic map in the component instantiation statement. The different setting
of values of generic constants in the generic map will affect the simulation
behavior using this constants.
The data flow model in this chapter has been used to run the same
demonstration program set in the RAM of the test bench in Figure 32 as in the
behavior model. It is doing the same operations, which is LDA and STA ( read
and write). The result is shown in Figure 33.
The ADDRB shows the changing value of the address bus. The IRO shows
the correct instructions. The AALU is the value of the "ACC", while the
RAMO(14) and RAM..O(15) shows the contents of the memory at location 14
and 15.
The ADDRB is "ZZZZ" at all time unless the enable signal of a component
has been activated for transfer. By checking the result of IRO which shows
"0001", "0100", "111" in sequence, and the result of AALU, the value "1100"
has been transfered to RAM_0(15). All those results are the same as that ,i the
behavior model except the fact that the timing in the data flow model was absent
in the behavior simulation.
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ADDR_B IO A_ALU RAMO(14) RAMO(15)
TIME(ns)
































Figure 33. Simulation result of the dataflow model
This is not the only way to represent the W-4 computer into a VHDL data
flow model. On in experiment the activities of any signal can be traced in the
simulation result for verification. Even the most difficult time activities can be
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interpreted with accuracy here. Some modification to the data flow model can
further improve the accuracy as desired. All these significant characteristics of
the data flow model of the experience learned in this work will be discussed in
the next chapter.
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IV. EXPERIMENTS OF THE SYSTEM MODEL SIMULATION
There are five sections in this chapter to discuss some experiences obtained
in the experiments. The first section talks about experiences of the basic VHDL
concept, the data type, the mode, the methods of controlling the data flow, and
the attributes. The second section discusses the concurrence and sequence to see
when they happen. The third section discusses how the initial value affects the
default value in the VHDL program. The fourth section discusses and
demonstrates the usefulness accuracy and time simulation. Clock cycle, read
write delay, and time modeling which shows how the time modeling can verify
the signal flow design are also discussed. The last section states the inertial
delay. How the inertial delay affects the signal transfer and how to compensate
this problem.
A. EXPERIENCE OF THE BASIC CONCEPT
1. Data Type
As mentioned before, the VHDL language is a strongly "typed"
language. The inadvertent mixing of different types in an operation will be
notified as an error. For example,
TARO <-- TARI;
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The TARO is a "r..word" type. The TARI must be a "r_word" type too. If the
TARI is defined as a 4 bits vector type, there will be an error, Because the
TARO is a resolved 4 bits vector type. Another example,
PCE <= PCI;
If the PCE is a "r_bit" type, and the PCI is defimed as a "bit" type which can have
only 'Z', ' and T, there will also be an error. This is the sai , situation as the
previous example. As a result, the type of an object is always the first thing to
be concerned with. It means that the type of the right side object of the symbols
"<=" and ":=" must have the same as the type as of the left side object.
2. Mode
There are three modes "in", "out", and "inout" associated with the
signals. The mode of the object is specified in a port declarations.
Consequently, it must put on the correct side of the statement. For example,
TEN <= TLEN;
If the TEN is of "in" mode or the TLEN is of "out" mode, then the error will
occur. For this example, the TEN must be of "out" or "inout" mode, while the
TLEN must be of "in" or "inout" mode.
3. Methods of Controlling the Dataflow
In this thesis, many ways are used to control the signals flow. The data
transfer are controlled by statements with "ir, "after delay", and "wait".
Actually, the high impedance state "ZZZZ" plays a very important role to let the
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correct signals flow through the bus to the other parts at the correct time. Note
that there are two rules to follow:
First, the "after" phrase can not be used after the variable assignment.
In example 1, the statement "after 5 ns" can not be used after the
variable assignment "ir := RAM(bitarray_tojnt(PC))".
example 1:
entity behav3 is end behav3;
use work.pack3.all;
architecture arcbehav3 of behav3 is
proces(PC)
variable ir, b.reg, tar : r_word;
variable intpc, inttar, intacc : integer;
begin
ir := RAM(bitarray_to_int(PC)) after 5 ns; ---error
int_pc := bitarray_to_jnt(PC)+l;
case iris









Second, the "if" statement can only be used in the process for
sequential execution. In example 2, it generates an error, because the







port( ALUO :out rword;
A_ALU, BALU, CB : in rword;
ALUEN : in r-bit);
end alu;
architecture arcalu of alu is
signal ALUB : rword;
variable addb : rword;
begin
case CB is --- error
when "0011" => -- ADD,SHAL
addb:=addv(AALU, BALU);
end case;
if ALUEN = '1 then ALUO <= addb; --- error
else ALUO <- "ZZZZ" after DISDEL; end if;
end arcalu;
4. Attributes
The attributes constructs are used often in this research work. It is a
very useful feature to check the status of the signal in the VHDL language. For
example, in hardware design a designer must often deal with positive edge or




In the following, the example 2 is selected to explain the attribute feature. The
bold statements "(not CLK'stable) and (CLK)" mean that the condition is "true"
when the CLK changes state from '0 to '1'. The other bold statements
(RIJN=!l') and (not RUNstable) also mean that the condition is "true" whenever
the RUN signal change value fromn '0 to '1'. These are used for decision test in
the VHDL language.
Example 2:
SYSCLK: process(RUN, CLK, STOP)
begin
if (RUNZ;'1') and (not RUN'stable) then
CLK <=- true;
elsif (RUN=lI') and (STOP-- VC) then
CLK <-- transport not CLK after PER;
Mdif;
end process SYSCLK-
STATE: process(RUN, CLK, CSEN, STOP)
begin




elsif (not CLK'stable) and (CLK) and (STOP='0')
and (RUN='l') and (CSEN=l') then
FETCH<=true;
EXECUTE<--false;
elsif (not CLK'stable) and (CLK) and (STOP='0')






B. CONCURRENCE AND SEQUENCE
In this section, the concurrence and the sequence related problem will be
discussed. The ability to support concurrency is a significant feature in the
VHDL. The concurrent statement or process executes whenever the sensitive
signals change values. There are three ways to express concurrency. They are
by concurrent signal assignment, component instantiation, and process. Figure
34 shows a part of the controller program. It shows many concurrent signal
assignments.
RENB<--RENF when not RENFquiet else -- RAM
RENE when not RENE'quiet else
RENB;
REN<=RENB;
RDB<=RDF when not RDFquiet else
RDE when not RDE'quiet else
RDB;
RID<=RDB;
WRITEB<=WRITEF when not WRITEFquiet else
WRITEE when not WRITEE'quiet else
WRITEB;
WRITE<=WRITEB;
CSEN<=CSENF when not CSENFquiet else ---CHANGE
CSENE when not CSENE'quiet else ---STATE ENABLE
CSENS when not CSENS'quiet else
CSEN;
Figure 34. Concurrence via signal assignment
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All the signal assignments execute at the same time whenever any signal on
the right hand side of the assignment have changed its value. For example, REN
and RD signals may execute at the same simulation time. Figure 35 displays
another way to express the concurrency by component instantiation. This is a
test_bench example.
begin - COMPONENT INSTANTIATION
Cl :controller
generic map(40ns, lOOns, 50ns, 150ns, 5ns, 40ns, 5OOns)
port map (DATA_.B, RUN, AALU, IRLEN, REN, TLEN, TEN, INC,
PCL, PCE, ALEN, AEN, BLEN, ALUEN, RD, WRITE, CB);
Rlram
generic map(100ns, 30ns)
port map (RAMI, DATAB, ADDRB, RD, WRITE, REN, RAMO);
l:ir
port map (DATAB, IRLEN, IRO);
Tl:tar
generic map(Sns)
port map (DATAB, ADDR-B, TLEN, TEN);
Pl.pcc
generic map(Sns)
port map (ADDRB, NC, PCL, PCE);
Al:acc
generic map(Sns)
port map (DATAB, AALU, ALEN, AEN);
Bl:breg
port map (DATAB, BALU, BLEN);
ALUl:alu
generic map(Sns)
port map (DATAB, AALU, BALU, CB, ALUEN);
RUN <=l1';
end arctb;
Figure 35. Concurrence via the component instantiation
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The components such as "controller", "ram", "ir", "pcc", "tar", "acc",
"breg", and "alu" are executed at the same time when the signal RUN invokes
this testbench. When the port signals of the components did not change its
value, this component will be suspended until the next sensitive signals change.
To express concurrence via processes is shown in Figure 36.
SYSCLK: process(RUN, CLK, STOP)
begin
if (RUN='l') and (not RUN'stable) then
CLK <= true;
elsif (RUN-'') and (STOP= 'O)then










STATE: process(RUN, CLK, CSEN, STOP)
begin




elsif (not CLK'stable) and (CLK) and (STOP='O')
and (RUN='l') and (CSEN='') then
FETCH<=true;
Figure 36. Concurrence via the process
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EXECUTE<--false;
elsif (not CLK'stable) and (CLK) and (STOP='O')





Figure 36. Concurrence via the process (continued)
There are three processes in Figure 36, SYSCLK, RUN_P, and STATE.
They are activated when the sensitivity signals change. The sensitivity signals
appear in the parenthesis after the "process" keyward. For example, the RUN
signal can invoke these three processes at the same time when RUN is changed.
The sequency in VHDL is supported just like any other general
programming language. The statements "IF, THEN, ELSE", "CASE", "LOOP,
NEXT, EXIT, RETURN" and "variable assignment" can occur in a package or
in a process. Even the signal assignment statements can occur in a process where
they are executed also in sequence.
C. INITIAL VALUE SETTING
The default value could be set in the port of an entity, component
declaration, or a block statement. In VHDL, only ports of modes "out", "inout"
can have drivers [Ref. 4]. The driver of every signal is defined to have an
"implicit default value" shown in Figure 37. Both "implicit default value" of
signals DATAI and BALU, are "0000" which is the left element of the defined
type. And the signal BLEN is '0'.
67
entity breg is
port( DATAI : in r-word;
B_ALU : out r-word;
BLEN in r-bit);
end breg;
Figure 37. Implicit default value setting
It is also possible to explicitly specify a default value in the declaration of
the signal or port. In this case, the "explicit default value" will override the
implicit default value as shown in Figure 38. The explicit default value of the
signal BALU is set as "ZZZZ" instead of the implicit default value "0000".
entity breg is
port( DATAI : in r-word;
BALU: out rword := "ZZZZ";
BLEN : in r-bit);
end breg;
Figure 38. Explicit default value setting
The simulation of the system test bench in Figure 32 is essentially. But,
there is one flaw that the initial values of ADDRB, IRO, and AALU are
"0000" caused by the "implicit default values". They are not affected by the
initial value setting shown in Figure 32, where DATAB and ADDRB are set to
"ZZZZ". Anticipation of the ADDRB, IRO, and AALU in high impedance
state, "7.-" are not seen at the beginning of the simulation.
In this case, The problem is that both signal DATAB and signal ADDR_B
are of mode "inout", hence the initial values of DATA_B and ADDRB will be
taken from the formal ports where they are connected to.
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To solve this problem, a modified program is attached in appendix C. The
explicit "ZZZZ" default values are set into eight places of formal ports of the
components to override the "implicit default value", "0000". These formal port
signals are the DATA in the "control entity", the IRO in the "ir entity", the
BALU in the "breg entity", the ALU_0 in the "alu entity", the DATA and
A_ALU in the "acc entity", the DATA in the "ram entity", the P_C in the "pc
entity", and the TARO in the "tar entity".
ADDRB IRO A_AW RAMO(14) RAMO(15)
TIME(ns)
0 ZZZZ "ZZZZ" "ZZZ 0000 00000"
































Figure 39. Result of the modified program
The simulation results of the modified source program are shown in Figure
39. Where we can see that everything of Figure 33 is the same as that of Figure
39 except the initial value at the beginning of the simulation.
D. TIME MODELING AND ACCURACY
The advantage of the VHDL is able to handle time modeling with accuracy.
Hence, in the thesis, the two important issues are that how time simulation results
affects the signal flow design, and how accurately can timing model be achieved
with VHDL. The following examples and explanation will demonstrate these
issues.
1. Clock Cycle
The instructions of the W-4 computer system is executed according to
clock cycles as shown in Figure 17. The LDA instruction takes one clock for
"fetch" and two clocks for execution. The clock cycles for all instructions are
from two to four. Hence, in the "controller" program the clock cycle is affected
by the "PER" delay which will make the W-4 computer as accurate as the
hardware implementation.
In the thesis, each clock cycle period is defined as 1000 ns. In Figure
39, a total of 6000 ns are used to complete 2 instructions, "LDA" and "STA",
which means that 6 clock cycles have been used.
2. Read and Write Delay
There are two delay factors in the RAM memory, which are the "read"




Figure 41. Re timing of RAM
;TMDE71
In Figure 40 and 41, the delays are expressed as follows:
THADEL - 40 ns (memory addres delay)
TODEL = 50 ns (output delay)
TRDDEL - 100 ns (read delay)
It is known that the ADDRB should occur earlier than REN and RD
in Figure 40, or earlier than REN and WRITE in Figure 41. For proper
transfer values, if the "memory address delay" TMADEL is extended to 50 ns in the
FETCHP process of the control architecture, that means the "delay MADEL is
equal or greater than the "delay ODEL", then there is an error occurred. Figure
42 shows the part of the flow of the correct simulation results, while Figure 43
shows the wrong simulation results.
ADDRB INC ECE AD DATAB IRO IRLEN
3050ns 'ZZZZ wo no so -zzzZE -0001 0o
3150ns "0010"0 w1* "ZZZZ" "0001" "0"
3155ns "0010 0 "1" "0100" 0001" "1
3200ns "0010"0 woo 1 "1U "0100 "0001" U1
3205ns 0010 1. woo son "0 100 "0001" "0"
3210ns wZZZZN 01" woo w0" "0100" "0001" m0"
Figure 42. Original signal transactions
ADDR_B INC ICE FD DATA_B RO IRLEN
3050ns "ZZZ 0Now' "ZZZZ" 0001" "0
3155ns "0010" .0. oI a "0001" "0001" "1"
3200ns "0010" 0" W *IN "0001" 00001" W1"
3205ns "0010" "1" n0 no" "0001" 0000." "0"
3210ns "ZZZW "1" now o" "0001" "0001" woo
Figure 43. Signal transactions for wrong MADEL
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Compare Figure 43 to Figure 42, it is clear that the DATA_B is still
"0001", where the correct value should be "0100". This shows that the "delay
MADEL" must be shorter than any other enable signals in the RAM component.
This demonstrate how the timing requirement can be checked in the VHDL
system simulation.
E. INERTIAL DELAY
The "inertial delay" affects the assignment on the projected output
waveform of the signal. It is used to represent signals which require the value
on inputs to persist for a given time before the signal respond. It happens a lot
in VHDL programming. For example, a form is shown as following:
signal-name <= value after time-expression;
This is a quite simple assignment though. When there are two more assignments
to express the same signal of the value transfer in the process, it will be a little
tricky.
entity inertdel is
port( X : inout r_bit := '0'; Y : out rjbit);
end inertdel;
architecture arcinert_del of inert_del is
begin
process(X)
begin Y <=- X;
X <= 'l' after 1 ns;
X <= '' after 2 ns;
end process;
end arcinertdel;
Figure 44. Example of an inertial delay
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Because its effect on the driver of the signal is harder to see at the first glance.
Figure 44 demonstrates this characteristic of the VHDL. After the execution of
this process, most designers will think that the value of signal "X" must be '1'
after 1 ns. The value of "X" will be changed to ' after 2 ns shown as 'Xl' in
the following example. But, it does not act this way. There wid be only a single
transaction on the driver for X signal shown as 'X2' in the following example.
Because the last assignment "X <= '0' after 2 ns;" overrides the first assignment






In order to have these two assignments affecting the X, there are two solutions.
First, the output X assignments can be adjusted as follows:
X <= '1' after 1 ns;
X <= transport '0' after 2 ns;
The "transport" is used to avoid the inertial effect built in the VHDL. The other
method is to modify the output X assignments as follows:
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X <= '1' after 1 ns,
'0' after 2 ns;
The second method is used in this thesis often to get the correct answer.
For another example of this, the INCF signal in the FETCHP process
of Figure 29 has been changed to that in Figure 45:
FETCHY: process
begin
wait on FETCH until FETCH;
PCEF<='I' after MADEL;
RENF<='I' after ODEL;
RDF <= '1' after ODEL;
WRITEF <= '0' after ODEL;
IRLENF <='1' after RDDEL;
wait for RDDEL;
IRF <= DATA;
PCEF <= '0' after ODEL;
IRLENF <= '0' after ODEL;
RDF <= '0' after ODEL;
INCF <- '1' after ODEL;
INCF <='0' after ODEL+RDDEL; ---modified for example
RENF <= '0' after ODEL+RDDEL; ---modified for example
CSENF <= '0';
end process FETCHP;
Figure 45. Modified source program for an inertial delay
Of course, the result of Figure 45 will be wrong. The value of 'I' can not be
transfered to the INCF. Because it is overridden by the second assignment value
of '0'. Figure 46 is the simulation result of the correct program. Figure 47 is
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the results after changing the assignment of the INCF for viewing the inertial
delay problem.
ADDR_ INC FCE F) RAM_0 DATA_B IRO IRLEN
B (14)
30ns "ZZ N" "o" now 41100 "ZZZZ" "ZZZZO "0
40ns "00000 wo 0 1 " w1100" "ZZZZ" "ZZZZ n0
5ons 0000" n0" "1" "1" w 100" "ZZZZ" ZZZZ" "0"
lOOns "0000 0" "In g1" 01100 "ZZZZ "ZZZZ" 0"
I5ons 0000 0 " 1 "1100" 60001" "0001" 61"
155ns 0000" "0" 1" a N11009 0001" 0001. "1
200ns 00000 81" son Now "1100" "0001" 0001. "0"
205ns "ZZZZ "1" wow now "1100" "0001 0ooo1 "0"
210ns "ZZZZr "i son now 01100" 0001" 0001" 0"
350ns "ZZZZ" 0" pol "o "i1oo" 0001" 00(1" "0"
355ns "ZZZZ "0" woo 01100 "0001 "0001. "0"
380ns "ZZZZ" w0" n0" now 611008 "ZZZZ" ZZZZ" *0"
Figure 46. Signal transactions of the original program
ADDR_ INC PCE RD RAM_0 DATAB IRO IRLEN
B (14)
30ns "ZZZZ" N0" "" w 0 "1100" "ZZZZ" "ZZZZ" n0
40ns "0000" 0 " i 1 "1100" "ZZZr "ZZZZ" "00
50ns "0000" woo gig wig "1100" "ZZZZ" "ZZZZ" "O
lOOns 0000 " "O " w1 w1 " 011006 ZZZZ" ZZZZ 0 "
150ns 00000" 01" 1" "11000 "0001" 0001. "1"
155ns 0000" 0 a1" win 011000 "00010 0001" 1"
2 0 0 n s 0 0 0 0 " "0" so n w0 " 1 1 0 0 " 0 0 0 1. "0 0 0 1n "0 "
205ns ZZZr 0 0 won N w 1100 " 0001 " 0001 " 0 "
210ns ZZZZ" "0 0 " 1100 " 0001 " 000 1. 0 "
350ns ZZZZ" w0 0 " 0 1100 " 0001 0001 " 0 "
355ns ZZZZ" 0O Now n0" 011000 0001" 0001" "0"
380ns "ZZZZ" 00 w0" w0" 1100 "ZZZZ" "ZZZZ" 0
Figure 47. Signal transactions for checking the "inertial delay"
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Compare the signal INCF of Figure 47 with that of Figure 46, it's clear
that the difference of signal INCF between time 200 ns to 210 ns is '0' due to
inertial delay. Consequently, the program counter "PC" will not be incremented
by one. This program will be suspended and yield no output.
In general, the contents of this chapter are concentrated on the experience
gain in VHDL. They can not be ignored. Though there are many
important features of the VHDL language, the issues discussed are enough to
describe for the W-4 system data flow model implementation.
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V. CONCLUSION
The primary objective of this research, to apply the VHSIC Hardware
Description Language (VHDL) to the data flow model design of the W-4
computer, has been achieved. Not only is the source program of the data flow
model completed, but also important experience using the VHDL has been
obtained.
The data flow source program of the W-4computer can be adopted by other
designers by using a "use" clause before their programs. The main advantages of
this program are:
* The machine model is expandable. The source program can be
modified to extend to more than 4 bits.
• The simulation is traceable. The signal flow results can be traced for
learning and verification.
* The timing is accurate. The timing can be modeled as close to the
designed hardware characteristic as desired.
* The model is portable. The program can be used in any other VHDL
environment.
In this research, all those benefits shown in the thesis match well with those
published in the literature. There are still two flaws in the model source
program. The "guard" and "block" constructs, which are also very important in
the VHDL language, are not used. The model source program can be further
developed to a structural description, where all components can be described at a
lower level in gates.
Though, the VHDL language is complicated and takes time to become
familiar with, the merits in time modeling and flexibility have been demonstrated
in the previous chapters. The designers do not need to learn all language
constructs. They can concentrate on a small portion of the large design.
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Different parts of the design in VHDL can be connected easily just like the
components used in the test bench.
Hence, from this experience the VHDL language is shown to be rich and
powerful. It can handle large complex hardware structure in hierarchy.
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APPENDIX A. PROGRAM OF BEHAVIOR DESCRIPTION
entity behav3 is end behav3;
use workpack3.all;
architecture arcbehav3 of behav3 is
signal P._C r Tword :="0000";
signal ACCIN3TR :r...word;














mnt-x : int..pc+ 1;
P._C <= intto..bitarray(int_..pc);
when "0010" => --ADD
IN-.STR <= ir,





while int..acc >= 16 loop
intacc := intacc reml16;
end loop;
ACC <_ int-to-bitar ay(int..acc);
P...C <= intto..bitarray(int...p);








while intacc >=16 loop
intacc := int_acc rem 16;
end loop;
A-CC <-- int-o-.bitarr ay(intacc);
int...pc := intcpc+l;
P_-C <-- it~to-bitarr ay(intpc);





























P _C <= intjtojitaray(int..pc);
























A-.CC <-- int..tojbitarr ay(int-acc);
P. .C <-- intto-bitarray(int...p);



















APPENDIX B. PROGRAM OF CONTROLLER
use workpack3.all;
entity control is
generic(MADEL, WDEL, ODEL, RDDEL, ENDEL, DISDEL, PER:
TIME);
port (DATA : inout r -word;
RUN : in r...it;
AALU: in rwyord;
IRLEN : out r-bit;
TLEN, TEN : out rjit;
INC, PCL, PCE : out r-bit;
ALEN, AEN, BLEN, ALUEN :out r...bit;
CB : out r..word;
REN, RD, WRITE : out r _bit);
end control;
use work..pack3.all;
architecture arcc of control is
signal IRF : r_word;
signal CLKC, EXECUTE, FETCH : boolean;
signal CSEN, CSENE, CSENF, CSENS : r-bit;
signal STOP, STOPE, STOPR :rTbit;
signal RDB, RDE, RDF, IRLENF, IRL.ENB : Lbit;
signal WRITEF, WRITEE, WRITEB : r-.bit;
signal RENE, RENE, RENB : rj..it;
signal TLENE, TENE, TENB, TLENB : Lit;
signal ALENE, ALENB, AENE, AENB :r...bit;
signal BLENE, BLENB : rj..it;
signal ALUENE, ALUENB :rjbit;
signal INCE, INCE, INCB :rj.it;
signal PCLE, PCY, PCLB, PCEE, PCEF, PCEB : rjit;
begin
SYSCLK: process(RUN, CLK, STOP)
begin
if (RUN='1') and (not RUNstable) then
CLK <-- true;
elsif (RUN='l') and (STO)P= 'O)tkcn







STOPR <= I I
end if-,
end process RUN!P;
STATE: process(RUN, CLK, CSEN, STOP)
begin




elsif (not CLKstable) and (CLK) and (STOP='O'a)
and (RUN='1I') and (CSEN='1') then
FETCH<--true;
EXECUTE<--false;
elsif (not CLKstable) and (CLK) and (STOP=2O')







wait on FETCH until FETCH;
PCEF<=-'1' after MADEL;
RENF<='l' after ODEL;
RDF <= 'l' after ODEL;
WRITEF <-- '(V after ODEL;














wait on EXECUTE until EXECUTE;
case IRF is




















































CB<=-"001 I" after ODEL;
ALUENE<=T1 after ODEL+MADEL,
V0 after 2*ODEL+RDDEL;
AT NE<=T'I after ODEL+ODEL,
'0 after 2*ODEL+RDDEL;,













































































when "0111" => --XOR
PCEE<=? F after MADEL;
RENE<=l1' after ODEL;




























when "1000" => ---LDI
PCEE<=1I' after MADEL;











when "1001" => -J
PCEE<=-'1' after MADEL;















when "1010" => --- JAN
PCEE<-='1' after MADEL;
RENE<='1' after ODEL;







































































ALENB<=ALENE when not ALENEquiet else -- ACC
ALENB;
ALEN<=ALENB;
AENB<=AENE when not AENE'quiet else
AENB;
AEN<=AENB;
BLENB<=BLENE when not BLENEquiet else ---BREG
BILENB;
BLEN<=BLENB;
ALUENB<=-ALUENE when not ALUENEquiet else --- ALU
ALUENB;
ALIJEN<=-ALUENB;
IRLENB<=IRLENF when not IRLENFquiet else --I
IRLENB;
IRLE-'N<=IRLEFNB;
TLENB'z=TLENE when not TLENEquiet else --- TAR
TLENB;
TLEN<=-TLENB;
TENB<=- TENE when not TENEquiet else
TENB;
TEN<=TENB;
lNCB<=INCF when not INCFquiet else --- PC
INCE when not INCEquiet else
INCB;
INC<=-INCB;
PCEBcz=PCEE when not PCEE'quiet else




PCLB<=PCL.E when not PCL~quiet else
PCLB;
PCL<=PCLB;
RENB<=-RENF when not RENFquiet else --RAM
RENE when not RENE'quiet else
RENB;
REN<=-RENB;
RDB<=RDF when not RDFquiet else
RDE when not RDEquiet else
RDB;
* RD<-RDB;
WRITEB<=WRIUTEF when not WAlTEFquiet else
WRITEE when not WRITEquiet else
WRITEB;
WRITE<-WRITEB;
CSEN<=-CSENF when not CSENFquiet else --- CHANGE
CSENE when not CSENE'quiet else --- STATE ENABLE
CSENS when not CSENS'quet else
CSEN;
STOP<=STOPR when not STOPR'quiet else -- STOP CLOCK




APPENDIX C. MODIFIED SOURCE PROGRAM




architecture arctb of tb is
component control
generic(MADEL, WDEL. ODEL, RDDEL, ENDEL, DISDEL, PER:
TIME);
port( DATA : mnout r -word;
RUN Ainr_bit;
AALU: in r _word;
IRLEN :out r...it;
TLEN, TEN : out r_bit;
INC, PCL, PCE : out rbit;
ALEN, AEN, BLEN, ALUEN :out r bft
CB : out r...word;
REN, RD, WRITE : out r...bit);
end component;
component ram
generic(RDDEL, DISDEL : TIME);
port( RAM-1 : in r...type;
DATA : inout r...word;
MA : in rword;
RD, WRITE : in r..bit;
REN A n rjit;
RAM.... : out r~type);
end component;
component ir
port( DATA-I : in r- word;
IRLEN : in r..bit;





port( TARI : in r-word;
TARO : out rword;
lEN : in r-bit;




port( PC : inout r-word;
INC : in rbit;
PCL : in rbit;




port( DATA : inout r..word;
AALU out r-word;
ALEN :in rit;
AEN : in r-bit);
end component;
component breg
port( DATAI : in r.word;





port( ALUO : out r..word;
AALU : in r-word;
BALU : in r..word;
ALUEN : in rbit;
CB : in r-word);
end component;
for al:control use entity work.control(arcc);
for afll:ram use entity work.ram(arcram);
for all:ir use entity work.ir(arcir);
for all:tar use entity work.tar(arctar);
for all.pc use entity work.pc(arcpc);
for all:acc use entity work.acc(arcacc);
for all:breg use entity work.breg(arcb);
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for ail:alu use entity work~alu(arcalu);
signal REN, IRLEN, RUN : r -bit;
signal ACCO0, IRO:r-word;
signal ADDR,..B : r..word;
signal DATA..B : Lword;
signal INC, PCL, PCE : r..bit;
signal RD, WRITE, TLEN, TEN : r-.bit;
signal A-ALU, B-.ALU, CB : r...word;
signal ALEN, AEN, BLEN, ALUEN : r-.bit;





generic map(4Ons, lO0ns, 5Ons, l5Ons, 5ns, 'I0ns, 500ns)
port map (DATA-B, RUN, A..ALU, IRLEN, TLEN, TEN, INC,




port map (RAM-1, DATA-B. ADDR-B, RD, WRITE, REN, RAMQ0);
il:ir
port map (DAT&-. IRLEN, IRO);
Ti :TAR
generic map(5ns)
port map (DATA..B, ADDRB, TLEN, TEN);
Pl-pc
generic map(5ns)
port map (ADDR..B, INC, PCL, PCE);
Al.ac
generic map(5ns)
port map (DATA..B, &.ALU, ALEN, AEN);
Bl:breg
port map (DAT&B, B..ALU, BLEN);
ALUl :alu
generic map(5ns)







port( DATAI : in r-word;
IRLEN : in rbit;
IRO : out r-word := "ZZZZ");
end ir,
use work.pack3.all;












port( DATM •in r_word;
BALU : out r-word := Z ,
BLEN : in rbit);
end breg;
use work.pack3.all;
architecture amb of breg is















port( ALUO out r-word "ZZZZ";
AALU in r_word;
BALU in r_word;
ALUEN : in rbit;
CB in rword);
end alu;
architecture arcalu of alu is
signal ALUB : r._word;
begin
process(ALUEN)
variable addb : r_word;
begin
caseCB is
when "0011" => ---ADD,SHAL
addb:=addv(AALU,BALU);
when "1010" => ---SUB
addb:=subv(A_ALU,BALU);
when "0110" => -AND
addb:=andv(AALU,BALU);
when "0101" => ---OR
addb:=orv(AALU,BALU);
when "0100" => -- XOR,CMA2
addb:=xorv(A-ALU,BALU);
when "1011" => ---INCA
addb:-incword(A_ALU);
when "0111" => ---CMA1
addb:=" 1111";















port( DATA : inout r-word :- "ZZZZ";
A_ALU : out r-word := "ZZZZ";
ALEN : in r-bit;
AEN : in r-bit);
end acc;
use work.pack3.al;
architecture arcacc of acc is















....- RAM COMPONENT -------------------------------
use work.pack3.aIl;
entity ram is
generic( RDDEL, DISDEL : TIM);
port( RAMj : in r-type;
DATA : inout r_word :- "ZZZZ";
MA : in r..word;
RD, WRITE : in rbit;
REN : in r-bit;
RAM..O : out r-type);
end rain;
use worLpack3Ai;














DATA <= ramb(bitmay_to_int(MA)) after RDDEL;
ese






DATA <= "ZZZZW after DISDEL;
end if;













architecture arcpc of pc is
signal PCI : r-word;
begin




















port( TARI : in r-word;
TARO : out r-word := "72Z,
EN: in r-bit;
TEN : in r-bit);
end tar;
use work pack3.all;
architecture arctar of tar is


















generic(MADEL, WDEL, ODEL, RDDEL, ENDEL, DISDEL, PER:
TIME);
port ( DATA : inout rword := "ZZZZ";
RUN : in rbit;
A_ALU: in r_word;
IRLEN : out r-bit;
TLEN, TEN : out rjit;
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INC, PCL, PCE: out r...bit;
ALEN, AEN, BLEN, ALUEN out r-bit;
CB : out r..word;
REN, RD, WRITE : out r...bit)
end control;
use work.pack3.all;
architecture arcc of control is
signal IRF : r..word;
signal CLKC, EXECUTE, FETCH : boolean;
signal CSEN, CSENE, CSENF, CSENS : r-.bit;
signal STOP, STOPE, STOPR : r-.bit;
signal RDB, RDE, RDF, IRLENF, IRLEN : r..bit;
signal WRITF, WRITEE, WRITEB : rjit;
signal RENIF, RENE, RENB : r..it;
signal TLENE, TENE, TENB, TLENB :r...bit;
signal ALENE, ALENB, AENE, AENB :r...it;
signal BLENE, BLENB :. r-bit;
signal ALUENE, ALUENB : rj..it;
signal INCE, INCF, INCB : r-bit;
signal PCLE, PCLF, PCLB, PCEE, PCEF, PCEB :r-.bit;
begin
SYSCLK: process(RUN, CLK. STOP)
begin
if (RUN='1') and (not RUN'rstable) then
CLK <-- true;
elsif (RUN='l') and (STOP= 'O)then









STATE: process(RUN, CLK, CSEN, STOP)





elsif (not CLKstable) and (CLK) and (STOP=VO)
and (RUN='1') and (CSEN='1') then
FETCH<k-true;
EXECUTE<=-false;
elsif (not CLKstable) and (CLK) and (STOP=VO)







wait on FETCH until FETCH;
PCEF<='1' after MADEL;
RENF<=-'l' after ODEL;
RDF <=- '1' after ODEL;
WRITEF <='0' after ODEL;





RDF <--V after ODEL;







wait on EXECUTE until EXECUTE;
caseIRF is
when "0001" => --- LDA

























































when "0011" => -SUB
PCEE<=-'1' after MADEL;
RENE<:='P' after ODEL;






















































when W0l0iW > -- AND































when "0110" => --- OR






























when "0111" => --XOR
PCEE<-='1' after MADEL;















































































PCLE<=! I' after ODEL,
end if-, 'V after ODEL+RDDEL;


































when "1110" => -CMA


















ALENB<=-ALENE when not ALENEquiet else -- ACC
ALENB;
ALEN<=-ALENB;
AENB<--AENE when not AENEquiet else
AENB;
AEN<=-AENB;
BLENB<=BLENE when not BLENEquiet else --- B_REG
BLENB;
BLEN<=BLENB;
ALUENB<=-ALUENE when not ALUENEquiet else --- ALU
ALUENB;
ALUEN<=-ALUENB;
RENMc=IRLEN when not IRLEPNFquiet else --
WLENB;
EILEN<=IRLENB;
ThENB<=TLENE when not TLENEquiet else --- TAR
TLENB;
TLEN<=-TLENB;
TENB<= TENE when not TENEquiet else
TENB;
TEN<=TENB;
INCB<=INCF when not INCFquiet else --- PC
INCE when not INCE'quiet else
INCB;
INC<=INCB;
PCEB<=PCEE when not PCEE'quiet else
PCEF when not PCEFquiet else
PCEB;
PCE<=PCEB;
PCLB<=-PCLE when not PCL~quiet elke
PCLB;
PCL<=-PCLB;
RENB<=RENF when not RENFquict else -RAM
RENE when not RENEquiet else
RENB;
REN<=RENB;
RDB<=RDF when not RDFquiet else
RDE when not RDE'quiet ce
RDB;
RD<=RDB;
WRITE<=-WRfTEF when not WRITEFquiet else




CSEN<=-CSENF when not CSENFquiet else --- CHANGE
CSENE when not CSENE'q 'let else --- STATE ENABLE
CSENS when not CSENS'quiet else
CSEN;-
STOP<=STOPR when not STOPR'quiet else --- STOP CLOCK
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